GF22: 1.8V Support: Power



Libraries

Name	Process	Form Factor
RGO_GF22_18V18_FDX_45C_SPT	FDX	Inline CUP

Summary

The 1.8V Support: Power library provides a full complement of cells to support the assembly of a complete pad ring by abutment. It is supplied as a standard addition to the GPIO libraries and other I/O library offerings from Aragio Solutions that use a compatible pad ring bus structure.

This 22nm library is available in an inline CUP wire bond implementation with a flip chip option.

The included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:


- JEDEC compliant
 - 2KV ESD Human Body Model (HBM)
 - o 500 V ESD Charge Device Model (CDM)
 - 750V corner pin C4B package classification achieved by following key design priorities

Latch-up Immunity:

- JEDEC compliant
 - Tested to I-Test criteria of ± 100mA @ 125°C

Cell Size & Form Factor

Inline (core-limited) - 45µm x 100µm



Cell List

Name	Description
Digital Pads *	
STC_IN_001_18V_NC	Input-only buffer
I/O Power / Ground Pads *	
PWC_VD_PDO_18V	I/O power (DVDD) with POC
PWC_VD_RDO_18V	I/O power (DVDD)
PWC_VS_RDO_18V	I/O ground (DVSS)
PWC_VS_DRC_18V	Common ground with I/O ESD
Core Power / Ground Pads 3	*
PWC_VD_RCD_10V	Core power (VDD)
PWC_VS_RCD_10V	Core ground (VSS)
PWC_VS_DRC_10V	Common ground with Core ESD
Analog Pads *	
ANC_BI_DWR_18V	1.8V Analog Input cell
ANC_BI_DWR_10V	0.8V Analog Input cell
Analog Power / Ground Pad	s *
PWC_VD_ANA_10V	Analog power (AVDD) 0.8V
PWC_VS_ANA_10V	Analog ground (AVSS)
PWC_VD_ANA_18V	Analog power (ADVDD) 1.8V
PWC_VS_ANA_18V	Analog ground (ADVSS)
Support Pads	
SPC_CO_000_18V	Corner cell (rail splitter)
SPC_CO_001_18V	Corner cell (continuous)
SPC_SP_000_18V	0.1µm spacer
SPC_SP_001_18V	1µm spacer
SPC_SP_005_18V	5µm spacer
SPC_SP_010_18V	10µm spacer
SPC_RS_005_18V	Rail splitter

* Vertical-only (_V) and horizontal only(_H) variants provided Cell names / descriptions abbreviated

Inline CUP Cells			
CUP_GF22_44X44_INLINE	44µm X 44µm Inline		
CUP_GF22_FC_INLINE	Flip chip cell		

Recommended operating conditions

	Description	Min	Nom	Max	Units
V _{VDD}	Core supply voltage	0.81	0.9	0.945	V
		0.72	8.0	0.88	V
V_{DVDD}	I/O supply voltage	1.62	1.8	1.98	V
		1.35	1.5	1.65	V
		1.08	1.2	1.32	V
TJ	Junction temperature	-40	25	150	°C
V_{PAD}	Voltage at PAD	V _{DVSS} -0.3	-	V _{DVDD} +0.3	V

GF22: 1.8V Support: Power



Characterization Corners

Nominal VDD	Model	VDD	DVDD ^[1]	Temperature
0.8V (AG2)	FFG	+10%	+10%	-40°C
	FFG	+10%	+10%	125°C
	TT	nominal	nominal	25°C
	TT	nominal	nominal	85°C
	SSG	-10%	-10%	-40°C
	SSG	-10%	-10%	125°C
0.9V Overdrive (AG2)	FFG	+5%	+10%	-40°C
	FFG	+5%	+10%	125°C
	TT	nominal	nominal	25°C
	TT	nominal	nominal	85°C
	SSG	-10%	-10%	-40°C
	SSG	-10%	-10%	125°C
0.8V (AG1)	FFG	+5%	+10%	-40°C
	FFG	+5%	+10%	125°C
	FFG	+5%	+10%	150°C
	SSG	-10%	-10%	150°C

[1] DVDD = 1.2V, 1.5V & 1.8V

© 2011-2020 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: http://www.aragio.com/

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America